</a>led" title="led">led" title="led">led interconnects. The Serializer is offered in a 32-pin LLP package and the Deserializer is offered in a 48-pin LLP package.
DS90UB913Q/DS90UB914Q主要特性:
● 10 MHz to 100 MHz input pixel clock support
● Single differential pair interconnect
● Programmable data payload:
— 10 bit payload up to 100Mhz
— 12 bit payload up to 75MHz
● Continuous Low Latency Bidirectional control interface channel with I2C support@400kHz
● 2:1 Multiplexer to choose between two input imagers
● Embedded clock with DC Balanced coding to support ACcoupled interconnects
● Capable of driving up to 25 meters shielded twisted-pair
● 4 dedicated General Purpose Input (GPI)/ Output (GPO)
● LOCK output reporting pin and AT-SPEED BIST diagnosis feature to validate link integrity
● Integrated termination resistors
● 1.8V, 2.8V or 3.3V compatible parallel inputs on Serializer
● Single power supply at 1.8V
● ISO 10605 and IEC 61000-4-2 ESD Compliant
● Temperature range −40℃ to +105℃
● Small serializer footprint (5mm x 5mm)
● No reference clock required on Deserializer
● Adaptive Receive Equalization
● EMI/EMC Mitigation
— DES Programmable Spread Spectrum (SSCG) outputs.
— DES Receiver staggered outputs
DS90UB913Q/DS90UB914Q應(yīng)用:
● Automotive Vision Systems
● Front camera for collision mitigation
● Rear view camera for backup protection
● Parking Assistance
圖1.DS90UB913Q/DS90UB914Q框圖
圖2.DS90UB913Q/DS90UB914Q應(yīng)用框圖
圖3.DS90UB913Q/DS90UB914Q典型應(yīng)用框圖
The DS90UB913Q/914Q evaluation boards consist of two sections. The first part of the board provides the point-to-point interface for transmitting parallel video data. The second part of the board allows bi-directional control communication of an I2C bus control of using a MCU/FPGA to programming a remote peripheral device via the Serializer.
圖4.DS90UB913Q/914Q評(píng)估板外形圖
The DS90UB913Q/914Q chipset supports a variety of automotive mega-pixel camera systems over a two (2) wire serial stream. The single differential pair (FPD-Link III) is well-suited for direct connections between an imager and Host Controller/Electronic Control Unit (ECU)/FPGA. The bidirectional control channel of the DS90UB913Q/914Q provides seamless communication between the ECU/FPGA and the imager module. Transmission of a full-duplex high-speed video data (10/12 bits of parallel data, two SYNC bits and PCLK), with transparent bi-directional control channel (I2C) over the same serial video link. Additionally, there are four unidirectional general purpose (GPI and GPO) signal lines from the Deserializer to the Serializer. This interface allows transparent (no dependency of video blanking interval) ,full-duplex communication over a single high-speed differential pair. The Serializer and Deserializer communicate data at PCLK clocks speeds ranging from 10 to 100 MHz and I2C bus rates up to 400 kbps at up to 25 meters cable length over -40 to +105 Deg C.
DS90UB913Q/914Q評(píng)估板主要特性:
On-board Rosenberger connectors for use with Leoni-Dacar cables (not included)
Optional single ended coaxial connectors to work with coaxial cables
Supports a variety of automotive mega-pixel camera systems over a two (2) wire serial stream
Requires only a single 5V supply
Power transfer over coax or power transfer over differential pair capability
Enables high-speed video data transmission, with integrated low latency bi-directional control, over a single twisted pair cable
Delivers 10/12 bits of parallel data, two SYNC bits and PCLK, with a bidirectional I2C bus control channel
Four additional unidirectional general purpose (GPI and GPO) signal lines from the Deserializer to the Serializer
Full-duplex communication and asymmetrical bi-directional control over a single high-speed differential pair, without video blanking intervals
Transmit data at PCLK clocks speeds, ranging from 10 to 100 MHz
I2C bus rates up to 400 kbps
圖5.DS90UB913Q EVK電路圖(1)
圖6.DS90UB913Q EVK電路圖(2)
圖7.DS90UB913Q EVK電路圖(3)
圖8.DS90UB914Q EVK電路圖(1)
圖9.DS90UB914Q EVK電路圖(2)
圖10.DS90UB914Q EVK電路圖(3)
圖11.DS90UB913Q評(píng)估板PCB布局圖
圖12.DS90UB914Q評(píng)估板PCB布局圖
圖13.汽車視頻控制框圖
詳情請(qǐng)見(jiàn):
http://www.ti.com/lit/ds/snls420/snls420.pdf
和
http://www.ti.com/lit/ug/snlu110/snlu110.pdf
DS90UB913Q/DS90UB914Q主要特性:
● 10 MHz to 100 MHz input pixel clock support
● Single differential pair interconnect
● Programmable data payload:
— 10 bit payload up to 100Mhz
— 12 bit payload up to 75MHz
● Continuous Low Latency Bidirectional control interface channel with I2C support@400kHz
● 2:1 Multiplexer to choose between two input imagers
● Embedded clock with DC Balanced coding to support ACcoupled interconnects
● Capable of driving up to 25 meters shielded twisted-pair
● 4 dedicated General Purpose Input (GPI)/ Output (GPO)
● LOCK output reporting pin and AT-SPEED BIST diagnosis feature to validate link integrity
● Integrated termination resistors
● 1.8V, 2.8V or 3.3V compatible parallel inputs on Serializer
● Single power supply at 1.8V
● ISO 10605 and IEC 61000-4-2 ESD Compliant
● Temperature range −40℃ to +105℃
● Small serializer footprint (5mm x 5mm)
● No reference clock required on Deserializer
● Adaptive Receive Equalization
● EMI/EMC Mitigation
— DES Programmable Spread Spectrum (SSCG) outputs.
— DES Receiver staggered outputs
DS90UB913Q/DS90UB914Q應(yīng)用:
● Automotive Vision Systems
● Front camera for collision mitigation
● Rear view camera for backup protection
● Parking Assistance
圖1.DS90UB913Q/DS90UB914Q框圖
圖2.DS90UB913Q/DS90UB914Q應(yīng)用框圖
圖3.DS90UB913Q/DS90UB914Q典型應(yīng)用框圖
The DS90UB913Q/914Q evaluation boards consist of two sections. The first part of the board provides the point-to-point interface for transmitting parallel video data. The second part of the board allows bi-directional control communication of an I2C bus control of using a MCU/FPGA to programming a remote peripheral device via the Serializer.
圖4.DS90UB913Q/914Q評(píng)估板外形圖
The DS90UB913Q/914Q chipset supports a variety of automotive mega-pixel camera systems over a two (2) wire serial stream. The single differential pair (FPD-Link III) is well-suited for direct connections between an imager and Host Controller/Electronic Control Unit (ECU)/FPGA. The bidirectional control channel of the DS90UB913Q/914Q provides seamless communication between the ECU/FPGA and the imager module. Transmission of a full-duplex high-speed video data (10/12 bits of parallel data, two SYNC bits and PCLK), with transparent bi-directional control channel (I2C) over the same serial video link. Additionally, there are four unidirectional general purpose (GPI and GPO) signal lines from the Deserializer to the Serializer. This interface allows transparent (no dependency of video blanking interval) ,full-duplex communication over a single high-speed differential pair. The Serializer and Deserializer communicate data at PCLK clocks speeds ranging from 10 to 100 MHz and I2C bus rates up to 400 kbps at up to 25 meters cable length over -40 to +105 Deg C.
DS90UB913Q/914Q評(píng)估板主要特性:
On-board Rosenberger connectors for use with Leoni-Dacar cables (not included)
Optional single ended coaxial connectors to work with coaxial cables
Supports a variety of automotive mega-pixel camera systems over a two (2) wire serial stream
Requires only a single 5V supply
Power transfer over coax or power transfer over differential pair capability
Enables high-speed video data transmission, with integrated low latency bi-directional control, over a single twisted pair cable
Delivers 10/12 bits of parallel data, two SYNC bits and PCLK, with a bidirectional I2C bus control channel
Four additional unidirectional general purpose (GPI and GPO) signal lines from the Deserializer to the Serializer
Full-duplex communication and asymmetrical bi-directional control over a single high-speed differential pair, without video blanking intervals
Transmit data at PCLK clocks speeds, ranging from 10 to 100 MHz
I2C bus rates up to 400 kbps
圖5.DS90UB913Q EVK電路圖(1)
圖6.DS90UB913Q EVK電路圖(2)
圖7.DS90UB913Q EVK電路圖(3)
圖8.DS90UB914Q EVK電路圖(1)
圖9.DS90UB914Q EVK電路圖(2)
圖10.DS90UB914Q EVK電路圖(3)
圖11.DS90UB913Q評(píng)估板PCB布局圖
圖12.DS90UB914Q評(píng)估板PCB布局圖
圖13.汽車視頻控制框圖
詳情請(qǐng)見(jiàn):
http://www.ti.com/lit/ds/snls420/snls420.pdf
和
http://www.ti.com/lit/ug/snlu110/snlu110.pdf
本站內(nèi)容除特別聲明的原創(chuàng)文章之外，轉(zhuǎn)載內(nèi)容只為傳遞更多信息，并不代表本網(wǎng)站贊同其觀點(diǎn)。轉(zhuǎn)載的所有的文章、圖片、音/視頻文件等資料的版權(quán)歸版權(quán)所有權(quán)人所有。本站采用的非本站原創(chuàng)文章及圖片等內(nèi)容無(wú)法一一聯(lián)系確認(rèn)版權(quán)者。如涉及作品內(nèi)容、版權(quán)和其它問(wèn)題，請(qǐng)及時(shí)通過(guò)電子郵件或電話通知我們，以便迅速采取適當(dāng)措施，避免給雙方造成不必要的經(jīng)濟(jì)損失。聯(lián)系電話：010-82306118；郵箱：aet@chinaaet.com。